For decades, the design of leading-edge chips has been a high-wire act—balancing tight deadlines, sophisticated workflows, and the relentless need to consult scattered, often outdated, sources of ...