Abstract: In this paper, the gate-level techniques for mitigation of Single Event Transients (SETs) in combinational circuits have been analyzed. The main objective was to compare the SET mitigation ...