SystemVerilog enables such a unified approach, since code coverage, functional coverage points, and assertions are all defined by the same language. Using formal analysis The VMM for SystemVerilog ...