This project focuses on extending the ICAI–RISC–V processor by integrating input and output peripherals to build a simple System on Chip (SoC). The design involves modifying the RISC-V architecture, ...